Paragraph 182
Paragraph 182
Matter Number
2380.2.01
Paragraph Number
182
Application Number
11952091
Reference Case 1
2380.2.01
Reference Case 2
—
Created
3/16/21, 12:00 AM
Modified
3/16/21, 12:00 AM
Id
3,095
Content
Typically, bus arbiter 420 selects from among the bank controllers 418 and pulls subcommands from output queues within the bank controllers 418 and forwards these to the Storage Bus Controller 348 in a sequence that optimizes the performance of the banks 214. In another embodiment, the bus arbiter 420 may respond to a high level interrupt and modify the normal selection criteria. In another embodiment, the master controller 224 can control the bus arbiter 420 through the control and status registers 340. One of skill in the art will recognize other means by which the bus arbiter 420 may control and interleave the sequence of commands from the bank controllers 418 to the solid-state storage 110.
Notes
Added by DJM 3 2021