Paragraph 138
Paragraph 138
Matter Number
2380.2.01
Paragraph Number
138
Application Number
11952091
Reference Case 1
2380.2.01
Reference Case 2
—
Created
3/16/21, 12:00 AM
Modified
3/16/21, 12:00 AM
Id
3,051
Content
In another embodiment, the write data pipeline 106 also includes a write synchronization buffer 308 that buffers packets received from the ECC generator 304 prior to writing the packets to the solid-state storage 110. The write synch buffer 308 is located at a boundary between a local clock domain and a solid-state storage clock domain and provides buffering to account for the clock domain differences. In other embodiments, synchronous solid-state storage 110 may be used and synchronization buffers 308328 may be eliminated.
Notes
Added by DJM 3 2021