Paragraph 102
Paragraph 102
Matter Number
—
Paragraph Number
102
Application Number
13189402
Reference Case 1
—
Reference Case 2
—
Created
3/12/21, 12:00 AM
Modified
3/12/21, 12:00 AM
Id
2,675
Content
In another embodiment, the write data pipeline 106 also includes a write synchronization buffer 308 that buffers packets received from the ECC encoder 304 prior to writing the packets to the solid-state storage media 110. The write synchronization buffer 308 is located at a boundary between a local clock domain and a solid-state storage clock domain and provides buffering to account for the clock domain differences. In other embodiments, synchronous solid-state storage media 110 may be used and synchronization buffers 308328 may be eliminated.
Notes
Added by DJM 3 2021