Paragraph 61
Paragraph 61
Matter Number
—
Paragraph Number
61
Application Number
13189402
Reference Case 1
—
Reference Case 2
—
Created
3/12/21, 12:00 AM
Modified
3/12/21, 12:00 AM
Id
2,634
Content
Typically, banks 214a-n are independently selected using the storage control bus 212. In one embodiment, a bank 214 is selected using a chip enable or chip select. Where both chip select and chip enable are available, the storage control bus 212 may select one level of a multi-level solid-state storage element 216, 218, 220. In other embodiments, other commands are used by the storage control bus 212 to individually select one level of a multi-level solid-state storage element 216, 218, 220. Solid-state storage elements 216, 218, 220 may also be selected through a combination of control and of address information transmitted on storage I/O bus 210 and the storage control bus 212.
Notes
Added by DJM 3 2021