Toggle navigation
Dave's Patent Content Factory
Applications
(current)
Terms
Paragraphs
Claims
Docket
logout
about
Edit Paragraph
Application
2380.2.01
US-20150012794-A1
US-20150205664-A1
US-20100023800-A1
US-8737141-A1
US-10157004-B2
US10007433A1
US-9159419-B2
US-10114589-A1
US-10134728-A1
US-20200065270-A1
US-10637533-B2
US-9927986-A1
US-8380915-A1
US-9159419-A1
US-9208071-A1
US-20200098728-A1
US-10643676-A1
US-10468073-B2
US-10283200-A1
US-10461965-B1
US-20130279232-A1
US-8892980-B2
US9632727A1
US10558561A1
US20100023800A1
US7230213A1
OPT-9
FLO-2
FLO-5PROV
ONSO3175(B) - Onsemi378
ONSO3305US - Onsemi346
GTS-3DES
FLO-4
US8762658B2
US8533406B2
US9632727B2
KMN-1PROV
PAT-2
PER-8 PROV
PER-9 PROV
INS-4PROV
HAR-1
CES-16
NXT-5PROV NXT-5, 6, 7, 8
IPP-0051-US14 cross roads
FLO-7PROV
IMI-5PROV
IPP-0050-US35 nextremity
VIL-12
OPT-13
TOY-1
US10998041B1
FSP1845
US6559866B2
Placeholder App
PER-10
KBR-1 1400.2.623
PER-13PROV
PAT-3
US20030023453
RMS-1DES
SMG-1DES
FLO-5
US10318495
US10133662B2
PER-11
US20140066758
VIL-17
PER-17
JBR-1
PER-12
US11056880
US11302645
US20210407565
US11081191
PON-1PROV, 2PROV, 3PROV
PER-33
RMT-1PROV
PER-32
PER-34
MCC-1
FLO-10
PER-14
PER-19
PER-22
PER-18
PER-24
TMC-PAT-1
DAR-2
PER-23
TMC-PAT-4
PER-16
PER-4 DIV1
PER-20
PER-21
BRT-PAT-1
TMC-PAT-5
TMC-PAT-6PROV
BRT-PAT-2-PROV
TMC-PAT-7-PROV
FPR-PAT-1-PROV
TMC-PAT-8-PROV
RMT-1
DAR-1PROV
DAR-2PROV
PON-1PROV
PON-2PROV
PON-3PROV
PER-18PROV
TMC-1PROV
TMC-2PROV
PER-13PCT
PER-13
PER-16PROV
PER-14PROV
PER-34PROV
TMC-4PROV
TMC-3
PAS-1PROV
VEH-1
PER-29DES
TEST.001
E2E-TEST.001
TEST-001
TEST-002
TEST-003
TEST-004
ZED006
FSP1011
Application Number
16455676
Matter Number
Paragraph Number
54
Content
Referring to FIG. 4, a top view of an optically transmissive substrate 24 is illustrated. A method of forming a semiconductor package may include providing an optically transmissive substrate. Various methods of manufacturing semiconductor packages as described herein may be used including wafer level processes and panel level processes. Panel level processes may have cost and productivity advantages. Panel level processing may allow for parallel processing of more units of semiconductor packages in a given period compared with wafer level processes without the waste of having to process partial die that can occur in wafer level processing. Only a portion of a panel or substrate is illustrated in the following figures but it is understood that the processing continues for each of the various packages included in the remainder of the panel. The optically transmissive substrate includes a first side and a second side as illustrated in FIG. 3. The method includes forming a first redistribution layer (RDL) on a first side of the optically transmissive substrate over one of more scribe lines on the first side of the optically transmissive substrate. The first RDLs are illustrated over the scribe lines in both FIGS. 3 and 4. On the outer edges of the optically transmissive substrate, fragments of the first RDLs are illustrated because only a portion of a panel or substrate is illustrated in the following figures.
Reference Case 1
Reference Case 2
Notes
Added by DJM 3 2021
Raw Data
<w:p w14:paraId="0774BB50" w14:textId="50911707" w:rsidR="00E1178E" w:rsidRDefault="00705ADA" w:rsidP="00E1178E"><w:pPr><w:numPr><w:ilvl w:val="0"/><w:numId w:val="7"/></w:numPr><w:overflowPunct w:val="0"/><w:autoSpaceDE w:val="0"/><w:autoSpaceDN w:val="0"/><w:adjustRightInd w:val="0"/><w:spacing w:line="480" w:lineRule="auto"/><w:rPr><w:szCs w:val="24"/></w:rPr></w:pPr><w:r><w:rPr><w:szCs w:val="24"/></w:rPr><w:lastRenderedPageBreak/><w:t xml:space="preserve">Referring to FIG. 4, a top view of an optically </w:t></w:r><w:proofErr w:type="spellStart"/><w:r><w:rPr><w:szCs w:val="24"/></w:rPr><w:t>transmissive</w:t></w:r><w:proofErr w:type="spellEnd"/><w:r><w:rPr><w:szCs w:val="24"/></w:rPr><w:t xml:space="preserve"> substrate 24 is illustrated. A method of forming a semiconductor package may include</w:t></w:r><w:r w:rsidR="00E1178E"><w:rPr><w:szCs w:val="24"/></w:rPr><w:t xml:space="preserve"> providing an optically </w:t></w:r><w:proofErr w:type="spellStart"/><w:r w:rsidR="00E1178E"><w:rPr><w:szCs w:val="24"/></w:rPr><w:t>transmissive</w:t></w:r><w:proofErr w:type="spellEnd"/><w:r w:rsidR="00E1178E"><w:rPr><w:szCs w:val="24"/></w:rPr><w:t xml:space="preserve"> substrate. </w:t></w:r><w:r w:rsidR="00E1178E" w:rsidRPr="00E1178E"><w:rPr><w:szCs w:val="24"/></w:rPr><w:t>Various methods of manufacturing semiconductor packages as described herein may be used including wafer level processes and panel level processes. Panel level processes may have cost and productivity advantages. Panel level processing may allow for parallel processing of more units of semiconductor packages in a given period compared with wafer level processes</w:t></w:r><w:r w:rsidR="00E42EEC"><w:rPr><w:szCs w:val="24"/></w:rPr><w:t xml:space="preserve"> without the waste of having to process partial die that can occur in wafer level processing</w:t></w:r><w:r w:rsidR="00E1178E" w:rsidRPr="00E1178E"><w:rPr><w:szCs w:val="24"/></w:rPr><w:t xml:space="preserve">. </w:t></w:r><w:r w:rsidR="00E1178E"><w:rPr><w:szCs w:val="24"/></w:rPr><w:t>Only a portion of a panel or substrate is illustrated in the following figures</w:t></w:r><w:r w:rsidR="00E42EEC"><w:rPr><w:szCs w:val="24"/></w:rPr><w:t xml:space="preserve"> but it is understood that the processing continues for each of the various packages included in the remainder of the panel</w:t></w:r><w:r w:rsidR="00E1178E"><w:rPr><w:szCs w:val="24"/></w:rPr><w:t xml:space="preserve">. The optically </w:t></w:r><w:proofErr w:type="spellStart"/><w:r w:rsidR="00E1178E"><w:rPr><w:szCs w:val="24"/></w:rPr><w:t>transmissive</w:t></w:r><w:proofErr w:type="spellEnd"/><w:r w:rsidR="00E1178E"><w:rPr><w:szCs w:val="24"/></w:rPr><w:t xml:space="preserve"> substrate includes a first side and a second side as illustrated in FIG. 3. The method includes forming a first redistribution layer (RDL) on a first side of the optically </w:t></w:r><w:proofErr w:type="spellStart"/><w:r w:rsidR="00E1178E"><w:rPr><w:szCs w:val="24"/></w:rPr><w:t>transmissive</w:t></w:r><w:proofErr w:type="spellEnd"/><w:r w:rsidR="00E1178E"><w:rPr><w:szCs w:val="24"/></w:rPr><w:t xml:space="preserve"> substrate over one of more scribe lines on the first side of the optically </w:t></w:r><w:proofErr w:type="spellStart"/><w:r w:rsidR="00E1178E"><w:rPr><w:szCs w:val="24"/></w:rPr><w:t>transmissive</w:t></w:r><w:proofErr w:type="spellEnd"/><w:r w:rsidR="00E1178E"><w:rPr><w:szCs w:val="24"/></w:rPr><w:t xml:space="preserve"> substrate. The first RDL</w:t></w:r><w:r w:rsidR="00995A02"><w:rPr><w:szCs w:val="24"/></w:rPr><w:t>s</w:t></w:r><w:r w:rsidR="00E1178E"><w:rPr><w:szCs w:val="24"/></w:rPr><w:t xml:space="preserve"> are illustrated over the scribe lines in both FIGS. 3 and 4. On the outer edges of the optically </w:t></w:r><w:proofErr w:type="spellStart"/><w:r w:rsidR="00E1178E"><w:rPr><w:szCs w:val="24"/></w:rPr><w:t>transmissive</w:t></w:r><w:proofErr w:type="spellEnd"/><w:r w:rsidR="00E1178E"><w:rPr><w:szCs w:val="24"/></w:rPr><w:t xml:space="preserve"> </w:t></w:r><w:r w:rsidR="00995A02"><w:rPr><w:szCs w:val="24"/></w:rPr><w:t>substrate,</w:t></w:r><w:r w:rsidR="00E1178E"><w:rPr><w:szCs w:val="24"/></w:rPr><w:t xml:space="preserve"> fragments of the first RDLs are illustrated because o</w:t></w:r><w:r w:rsidR="00E1178E" w:rsidRPr="00E1178E"><w:rPr><w:szCs w:val="24"/></w:rPr><w:t>nly a portion of a panel or substrate is illustr</w:t></w:r><w:r w:rsidR="00E1178E"><w:rPr><w:szCs w:val="24"/></w:rPr><w:t>ated in the following figures.</w:t></w:r></w:p>
Submit