Dave's Patent Content Factory
Applications
Terms
Paragraphs
Claims
Docket
Logout
About
Paragraph #2,161
Edit Paragraph
View
List Paragraphs
Delete
Application
2380.2.01
US-20150012794-A1
US-20150205664-A1
US-20100023800-A1
US-8737141-A1
US-10157004-B2
US10007433A1
US-9159419-B2
US-10114589-A1
US-10134728-A1
US-20200065270-A1
US-10637533-B2
US-9927986-A1
US-8380915-A1
US-9159419-A1
US-9208071-A1
US-20200098728-A1
US-10643676-A1
US-10468073-B2
US-10283200-A1
US-10461965-B1
US-20130279232-A1
US-8892980-B2
US9632727A1
US10558561A1
US20100023800A1
US7230213A1
OPT-9
FLO-2
FLO-5PROV
ONSO3175(B) - Onsemi378
ONSO3305US - Onsemi346
GTS-3DES
FLO-4
US8762658B2
US8533406B2
US9632727B2
KMN-1PROV
PAT-2
PER-8 PROV
PER-9 PROV
INS-4PROV
HAR-1
CES-16
NXT-5PROV NXT-5, 6, 7, 8
IPP-0051-US14 cross roads
FLO-7PROV
IMI-5PROV
IPP-0050-US35 nextremity
VIL-12
OPT-13
TOY-1
US10998041B1
FSP1845
US6559866B2
Placeholder App
PER-10
KBR-1 1400.2.623
PER-13PROV
PAT-3
US20030023453
RMS-1DES
SMG-1DES
FLO-5
US10318495
US10133662B2
PER-11
US20140066758
VIL-17
PER-17
JBR-1
PER-12
US11056880
US11302645
US20210407565
US11081191
PON-1PROV, 2PROV, 3PROV
PER-33
RMT-1PROV
PER-32
PER-34
MCC-1
FLO-10
PER-14
PER-19
PER-22
PER-18
PER-24
TMC-PAT-1
DAR-2
PER-23
TMC-PAT-4
PER-16
PER-4 DIV1
PER-20
PER-21
BRT-PAT-1
TMC-PAT-5
TMC-PAT-6PROV
BRT-PAT-2-PROV
71212.157.USU1
FPR-PAT-1-PROV
71212.158.USP1
RMT-1
DAR-1PROV
DAR-2PROV
PON-1PROV
PON-2PROV
PON-3PROV
PER-18PROV
TMC-1PROV
TMC-2PROV
PER-13PCT
PER-13
PER-16PROV
PER-14PROV
PER-34PROV
TMC-4PROV
TMC-3
PAS-1PROV
VEH-1
PER-29DES
TEST.001
E2E-TEST.001
TEST-001
TEST-002
TEST-003
TEST-004
ZED006
FSP1011
GAV-PAT-1-PROV
Matter Number
Paragraph Number
66
Application Number
14076579
Reference Case 1
Reference Case 2
Content
The non-volatile memory controller 124 may comprise a SML 130 and the non-volatile memory media controller 126. The SML 130 may provide storage services to the storage clients 116 via one or more interfaces 131, 132, and/or 133. In some embodiments, the SML 130 provides a block-device I/O interface 131 through which storage clients 116 perform block-level I/O operations. Alternatively, or in addition, the SML 130 may provide a storage management layer (SML) interface 132, which may provide other storage services to the storage clients 116. In some embodiments, the SML interface 132 may comprise extensions to the block device interface 131 (e.g., storage clients 116 may access the SML interface 132 through extensions to the block device interface 131). Alternatively, or in addition, the SML interface 132 may be provided as a separate API, service, and/or library. The SML 130 may be further configured to provide a cache interface 133 for caching data using the non-volatile memory system 102.
Notes
Added by DJM 2 2021
Raw Data
<w:p><w:pPr><w:pStyle w:val="TPSBody1"/></w:pPr><w:r><w:t xml:space="preserve">The non-volatile memory controller </w:t></w:r><w:r><w:t>124</w:t></w:r><w:r><w:t xml:space="preserve"> may comprise a SML </w:t></w:r><w:r><w:t>130</w:t></w:r><w:r><w:t xml:space="preserve"> and the non-volatile memory media controller </w:t></w:r><w:r><w:t>126</w:t></w:r><w:r><w:t xml:space="preserve">. The SML </w:t></w:r><w:r><w:t>130</w:t></w:r><w:r><w:t xml:space="preserve"> may provide storage services to the storage clients </w:t></w:r><w:r><w:t>116</w:t></w:r><w:r><w:t xml:space="preserve"> via one or more interfaces </w:t></w:r><w:r><w:t>131</w:t></w:r><w:r><w:t xml:space="preserve">, </w:t></w:r><w:r><w:t>132</w:t></w:r><w:r><w:t xml:space="preserve">, and/or </w:t></w:r><w:r><w:t>133</w:t></w:r><w:r><w:t xml:space="preserve">. In some embodiments, the SML </w:t></w:r><w:r><w:t>130</w:t></w:r><w:r><w:t xml:space="preserve"> provides a block-device I/O interface </w:t></w:r><w:r><w:t>131</w:t></w:r><w:r><w:t xml:space="preserve"> through which storage clients </w:t></w:r><w:r><w:t>116</w:t></w:r><w:r><w:t xml:space="preserve"> perform block-level I/O operations. Alternatively, or in addition, the SML </w:t></w:r><w:r><w:t>130</w:t></w:r><w:r><w:t xml:space="preserve"> may provide a storage management layer (SML) interface </w:t></w:r><w:r><w:t>132</w:t></w:r><w:r><w:t xml:space="preserve">, which may provide other storage services to the storage clients </w:t></w:r><w:r><w:t>116</w:t></w:r><w:r><w:t xml:space="preserve">. In some embodiments, the SML interface </w:t></w:r><w:r><w:t>132</w:t></w:r><w:r><w:t xml:space="preserve"> may comprise extensions to the block device interface </w:t></w:r><w:r><w:t>131</w:t></w:r><w:r><w:t xml:space="preserve"> (e.g., storage clients </w:t></w:r><w:r><w:t>116</w:t></w:r><w:r><w:t xml:space="preserve"> may access the SML interface </w:t></w:r><w:r><w:t>132</w:t></w:r><w:r><w:t xml:space="preserve"> through extensions to the block device interface </w:t></w:r><w:r><w:t>131</w:t></w:r><w:r><w:t xml:space="preserve">). Alternatively, or in addition, the SML interface </w:t></w:r><w:r><w:t>132</w:t></w:r><w:r><w:t xml:space="preserve"> may be provided as a separate API, service, and/or library. The SML </w:t></w:r><w:r><w:t>130</w:t></w:r><w:r><w:t xml:space="preserve"> may be further configured to provide a cache interface </w:t></w:r><w:r><w:t>133</w:t></w:r><w:r><w:t xml:space="preserve"> for caching data using the non-volatile memory system </w:t></w:r><w:r><w:t>102</w:t></w:r><w:r><w:t>.</w:t></w:r></w:p>
Submit